


5.2. Balance Board

5.2.1 Recommended Operation Condition


Item	Symbol	Reco	mmenda	ation	Unit	Note	Remark
ILCIII	Sylfibol	Min.	n. Typ. Max.		Offic	NOLE	Nemark
Inverter Frequency	F _{OP}	53	55	57	kHz		Switching Frequency
Dimming Frequency	F _{DIM}	150	160	170	Hz		
Dim Duty Ratio	D_PWM	20	-	100	%		Bright Control
Striking Voltage	HV _{STRIKE}	4200	-	-	Vrms	(1)	


Note

Asymmetric ratio of Total Input Current must be less than 10 % (| I $_P$ – I $_{.P}$ | / (I $_{rms@T}$ < 0.1) Crest factor must be from 90 % to 110 % ($0.9 < I_P$ / I $_{rms@T/2 \times \sqrt{2}} < 1.1$)



- (1) Striking Voltage(HV_{STRIKE}) based on CCFL spec. for ambient temperature. Soft rising time must be
 - at starting time Tsoft > 300msec
 - at PWM dimming condition Trise < 100usec





MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	15 / 31



5.2.2 Balance Board Input Pin Configuration

1. HV Input Connector : MD51SU-2P-13V(Hirose)

PIN NO.	SYMBOL	REMARK
1	HV1	Power Supply for CCFL
2	HV2	Power Supply for CCFL

2. Feed Back Interface: KN30-7P-1.25H(Hirose)

PIN NO.	SYMBOL	REMARK
1	Vcc	12V
2	FB	Feed Back
3	GND	GND
4,5,6,7	LD	Lamp Detection

3. HV Input Connector: BM03-XASS-TF(LF)(SN)(JST)

PIN NO.	SYMBOL	REMARK
1	HV1	Power Supply for CCFL
2	NC	NC
3	HV1	Power Supply for CCFL

4. HV Input Connector: BM04B-XASS-TF(LF)(SN)(JST)

PIN NO.	SYMBOL	REMARK
1	HV2	Power Supply for CCFL
2	NC	NC
3	HV2	Power Supply for CCFL
4	NC	NC

MODEL	LTY[Z]460HH-LH2	Doc. No	05-007 - S-091109	Page	16 / 31



5. Left Right Interface Connector : KN30-10P-1.25H (Hirose)

PIN	NO.	SYMBOL	REMARK
Left	Right		
10,9	1,2	GND	Ground
8,7	3,4	VCC	12V
6,5,	5,6	PROT	Protect Interface
4,3,2,1	7,8,9,10	LOOP	JIN Coil Loop

5.2.3 Feedback I/O Specification

ITEM		SYMBOL		Recomme	ndation	UNIT	REMARKS	
		01,111,002	Min.	Тур.	Max.		NEW WING	
Supply Voltage		. V _{cc}	11	12	15	٧	Lamp	
	Input current Of Vcc		-	-	20	mA	at Recommended Load Condition	
Lamp	High (Normal)		Vcc-1	,	-	>	@\/aa = 12 D/J	
Detection	Low (LD)	V_{LD}	-	-	1	V	@Vcc = 12 [V]	

MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	17 / 31



5.3 LVDS Interface

		LVDS pin	Odd Data	Even D	ata				
		TxIN/RxOUT0	R4	R4					
		TxIN/RxOUT1	R5	R5					
		TxIN/RxOUT2	R6	R6					
т	xOUT/RxIN0	TxIN/RxOUT3	R7	R7					
	-	TxIN/RxOUT4	R8	R8					
		TxIN/RxOUT6	R9	R9					
		TxIN/RxOUT7	G4	G4					
		TxIN/RxOUT8	G5	G5					
		TxIN/RxOUT9	G6	G6					
		TxIN/RxOUT12	G7	G7					
т	xOUT/RxIN1	TxIN/RxOUT13	G8	G8					
		TxIN/RxOUT14	G9	G9					
		TxIN/RxOUT15	B4	B4					
		TxIN/RxOUT18	B5	B5					
		TxIN/RxOUT19	B6	B6					
		TxIN/RxOUT20	B7	B7					
		TxIN/RxOUT21	B8	В8					
Т	xOUT/RxIN2	TxIN/RxOUT22	В9	B9					
		TxIN/RxOUT24	HSYNC	HSYN	С				
		TxIN/RxOUT25	VSYNC	VSYN	С				
		TxIN/RxOUT26	DEN	DEN					
		TxIN/RxOUT27	R2	R2					
		TxIN/RxOUT5	R3	R3					
		TxIN/RxOUT10	G2	G2					
Т	xOUT/RxIN3	TxIN/RxOUT11	G3	G3					
		TxIN/RxOUT16	B2	B2					
		TxIN/RxOUT17	B3	В3					
		TxIN/RxOUT23	RESERVED	RESERV	/ED				
		TxIN/RxOUT28	R0	R0	*****				
		TxIN/RxOUT29	R1	R1					
		TxIN/RxOUT30	G0	G0					
TxOUT/RxIN4		TxIN/RxOUT31	G1	G1					
Т		TxIN/RxOUT32	В0	B0	-				
Т		TxIN/RxOUT33	B1	B1					
		TxIN/RxOUT34	RESERVED	RESERVED					
DDEL	LTY[Z]460HH-	LH2 Doc. No	05-007-8-091109	Page	18 / 3				



5.4 Input Signals, Basic Display Colors and Gray Scale of Each Color

							_					Γ		DΑ	TA				٩L			_										GRAY
COLOR	DISPLAY	\vdash	г	Г		RE		Γ.	Γ-	Т	Г	_	Г	Ι	_		E		Г	Ι .	Г	H			Г	BL	UE	Г	Υ	_	Т	SCALE
002011			R 1	ı	ı				1	R 8			ı		G 3			ı	l	1					В 3	В 4	-	-	Ι-	B 8	Ι-	LEVEL
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	О	-
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	-
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	-
BASIC	CYAN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
COLOR	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	MAGENTA	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	-
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	_
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0
	DARK	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1
GRAY	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2
SCALE	·	<u> </u>	:	:	:	$\overline{\cdot}$:	:	:	:	:	:	:	\cdot		$\overline{\cdot}$:	:	\cdot	\cdot			:	:	:	:	:	:	:	
OF		<u> </u>	:	:	:	:		:	:	:	:	:	:	:	:	$\cdot \cdot$:	:	:			:	$\cdot \cdot$	\cdot	:	:	:	:	:	R3~R102
RED	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1021
	LIGHT	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1022
	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1023
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G0
	DARK	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G1
GRAY	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G2
SCALE		:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	00 010
OF		:	:	:	:	:	••	••	:	:	:	:	:	:	•••		:	••	:	:		:		:	:	:	:	:	:	:	:	G3~G102
GREEN	↓ ↓	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1021
	LIGHT	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1022
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1023
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В0
	DARK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	B1
GRAY	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	B2
SCALE		:	:	:	:	:	••	••	:	:	·-	:	:	:	••	••		••	:			:	:		:	••		:	<u> </u>	:	:	D2 D402
OF		Ŀ	Ŀ	:	<u> </u>	:	:	\cdot	Ŀ	Ŀ	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	$oxed{:}$:	:	:	:	:	B3~B102
BLUE	↓ ↓	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	B1021
	LIGHT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	B1022
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	B1023

Note) Definition of Gray:

Rn : Red Gray, Gn : Green Gray, Bn : Blue Gray (n = Gray level) Input Signal : 0 = Low level voltage, 1 = High level voltage

MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	19 / 31

6. Interface Timing


6.1 Timing Parameters (DE only mode)

SIGNAL	ITEM	SYMBOL	MIN.	TYP.	MAX.	Unit	NOTE
Clock		1/T _c	280	297	300	MHz	-
Hsync	Frequency	F _H	. 108	135	137	KHz	-
Vsync		F _V	92	120	123	Hz	-
Vertical Display Term	Active Display Period	T _{VD}	-	1080	-	lines	-
	Vertical Total	T _{VB}	1086	1125	1480	Lines	-
Horizontal Display Term	Active Display Period	T _{HD}	-	1920	-	clocks	-
	Horizontal Total	T _H	2056	2200	2616	clocks	-

Note) This product is DE only mode. The input of Hsync & Vsync signal does not have an effect on normal operation.


- (1) Test Point : TTL control signal and CLK at LVDS Tx input terminal in system
- (2) Internal $V_{DD} = 3.3V$

MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	20 / 31
					,



6.3 Power ON/OFF Sequence

To prevent a latch-up or DC operation of the LCD Module, the power on/off sequence should be as the diagram below.



- T1 : V_{DD} rising time from 10% to 90%
- T2 : The time from V_{DD} to valid data at power ON.
- T3 : The time from valid data off to $V_{\rm DD}$ off at power Off.
- T4: V_{DD} off time for Windows restart
- T5: The time from valid data to B/L enable at power ON.
- T6: The time from valid data off to B/L disable at power Off.
- T7: The time from Vin to T-Con Ready


[Valid Data Condition]

 Input LVDS signals must satisfy "Interface Timing" Specification on p20.


within Tcon Reset and Tcon Ready.

- 2. LVDS Clock must keep the same frequency.
- 3. "Temp SEL" signal should not be changed
- 4. Data signal should not input during "Fail Safe Mode".
- The supply voltage of the external system for the Module input should be the same as the definition of V_{DD}.
- Apply the lamp voltage within the LCD operation range. When the back light turns on before the LCD operation or the LCD turns off before the back light turns off, the display may momentarily show abnormal screen.
- In case of V_{DD} = off level, please keep the level of input signals low or keep a high impedance.
- T4 should be measured after the Module has been fully discharged between power off and on period.
- Interface signal should not be kept at high impedance when the power is on.

MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	22 / 31



②





8. EMI Recommendation

: -3dB at CISPR22 Class B

This EMI Recommendation is recommended to be measured at SET Condition.

9. Input Spread Spectrum Specification

·	Modulation Rate (Max.)	Modulation Frequency (Min.)	Modulation Frequency (Max.)
Input	±1.2%	50KHz	200Khz

10. UL Approval

					•
MODEL	LTY[Z]460HH-LH2	Doc. No	05-007-S-091109	Page	25 / 31